

Compal Confidential

N3V3 Intel Gemini Lake Schematic

COMPAL CONFIDENTIAL

MODEL NAME : EDI55

PCB NO : DA60021O010

BOM P/N : 431ADZ31L01

2018/11/08

Rev 1.0(A00)



DAZ R1

PCB
Part Number = DAZ2ED00100
PCB EDI55 LA-G094P LS-F112P/F114P 02
PCB_DAZ_R1@



DAZ R3

PCB
Part Number = DAZ2ED00101
PCB EDI55 LA-G094P LS-F112P 02 GOLD A31!
PCB_DAZ_R3@



PCB R1

PCB
Part Number = DA60021O010
PCB 2ED LA-G094P REV1 MB 3
PCB_R1@



PCB R3

PCB
Part Number = DA60021O011
PCB 2ED LA-G094P REV1 MB GOLD 3 A31 !
PCB_R3@

CPU R1

UC1 SR3RZ_R1@
FH8068003067406 SR3RZ
Part Number = SA0000BEH2L
S IC FH8068003067406 SR3RZ B0 1.1G FCBGA

UC1 SR3S0_R1@
FH8068003067408 SR3S0
Part Number = SA0000BDQ1L
S IC FH8068003067408 SR3S0 B0 1.1G FCBGA

UC1 SR3S1_R1@
FH8068003067417 SR3S1
Part Number = SA0000BEJ0L
S IC FH8068003067417 SR3S1 B0 1.1G

CPU R3

UC1 SR3RZ_R3@
FH8068003067406 SR3RZ
Part Number = SA0000BEH3L
S IC FH8068003067406 SR3RZ B0 1.1G A31!

UC1 SR3S0_R3@
FH8068003067408 SR3S0
Part Number = SA0000BDQ2L
S IC FH8068003067408 SR3S0 B0 1.1G A31!

UC1 SR3S1_R3@
FH8068003067417 SR3S1
Part Number = SA0000BEJ1L
S IC FH8068003067417 SR3S1 B0 1.1G A31!

@ : Un-pop Component

EC@ : EC

EMI@/ESD@/RF@ : EMI, ESD and RF Component

@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component

ESPI@:ESPI

LPC@:LPC

PCB@:PCB

Lan@: lan component

lan@EMI@:EMI for lan pop component

1000@:Giga

CNVI@: CNVI interface

XDP@ : XDP Component

CONN@ : Connector Component

TP_WAKE@/NTP_WAKE@ : TouchPad wake

KBBL@ : KB Backlight

MMC@ : eMMC / NMMC@: without eMMC

FFS@ : Free Fall Sensor

45@:HDMI logo

N3@/V3@:N3000/V3000

SR3RZ_R3@/SR3S0_R3@/SR3S1_R3 : Pentium/Celeron QC/Celeron DC


S32G_R3@/S64G_R3@/H32G_R3@/H64G_R3@ : eMMC Type

Layout Dell logo




COPYRIGHT 2014 ALL
RIGHT RESERVED
REV: X00


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2016/12/31	Title CoverSheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEW HER THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-G094PR10	Rev 1.0
				Date Thursday, November 08, 2018	Sheet 1 of 39



DATE: 2018/01/29



MODEL NAME: *Power Rail Block Diagram*
PCBNAME:
REVISION:
DATE: *2018/01/22*



Security Classification	Compall Secret Data		Compal Electronics, Inc.	
U - Uncl. Data	2014/11/19/10	Declassified Date	2018/01/15	
THE RIGHT OF INDEMNIFICATION AND/OR PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. INCLUDING CONFIDENTIAL AND/OR PROPRIETARY DESIGN DATA IS TRANSFERRED TO THE BUYER BY THE SELLER. THE BUYER AGREES TO INDEMNIFY AND/OR HOLD HARMLESS COMPAL ELECTRONICS, INC. FROM AND AGAINST ALL CLAIMS, DAMAGES, LOSSES AND EXPENSES, INCLUDING REASONABLE ATTORNEY'S FEES, THAT MAY BE ASSERTED AGAINST OR INCURRED BY COMPAL ELECTRONICS, INC. IN CONNECTION WITH THE SALE OF THE PRODUCT. THE BUYER'S OBLIGATION TO INDEMNIFY AND/OR HOLD HARMLESS COMPAL ELECTRONICS, INC. SHALL SURVIVE THE TERMINATION OR CANCELLATION OF THIS AGREEMENT.			P04-Power Rail Doc # _____ Rev. 1.0	
Date: November 19, 2014 Drawn: J. Chen				

[15] DDR_M0_D[32..47]

[15] DDR_M0_D[48..63]

[15] DDR_M0_D[64..15]

[15] DDR_M0_D[16..31]

UC1A
DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D

DDR4/LPDDR4


DDR4/LPDDR4


PH886803067411-QM_FCBGA1090-D



DDR4/LPDDR4

DDR4/LPDDR4

PH886803067411-QM_FCBGA1090-D







Notice:
SIO_EXT_SCI#, (20K PD)
SIO_EXT_SMI#, (20K PD)
SIO_EXT_WAKE# (20K PU)
is Opendrain





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2016/12/31	Title	GLK(5/9)I2C,SMB,CNVi
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number	Rev 1.0
				Custom	LA-G094PR10
				Date	Thursday, November 08, 2018
				Sheet	10 of 39

GPIO_86	SIO_SPI_2_FS1	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_87	SIO_SPI_2_FS2	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_89	SIO_SPI_2_TXD	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_159	AVS_I2S0_S0I	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_163	AVS_I2S1_WS_SY NC	SMBus 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_164	AVS_I2S1_S0I	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_168	AVS_HDA_S0I	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_172	AVS_M_CLK_B1	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) Note: Platforms should strap this LOW. Functionality is handled by the PMC.
GPIO_174	AVS_M_CLK_AB2	VDD2 1.24V vs. 1.20V select	20K PD	1=VDD2 is 1.24V; 0=VDD2 is 1.20V (default)


GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_27	GPIO_27	Allow eMMC as a boot source	20K PU	1=enable (default); 0=disable; If platform is using SPI as the boot device, then provide a pull-down for this strap to disable eMMC
GPIO_28	GPIO_28	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.
GPIO_42	MDSI_A_TE	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override Note: This strap enables the platform to override security features in the SPI.
GPIO_43	MDSI_C_TE	RSVD	20K PU	Ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_44	USB2_OC0_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_45	USB2_OC1_N	Top swap override	20K PD	1 = Enable 0 = Disable (default) Note: Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_61	SIO_UART0_TXD	Enable TXE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) Note: This strap tells TXE 3.0 to bypass Read-Only Memory (ROM) that it has on SoC. If an issue occurs with the boot up code of TXE3.0 before the first patch point this strap enabled the platform tell TXE 3.0 to bypass the ROM causing the issue and go to the patch space instead.
GPIO_62	SIO_UART0_RTS_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_65	SIO_UART2_TXD	Force DNK FW Load	20K PD	1 = Force 0 = Do not force (default) Notes: 1. DNK: Download and Execute 2. This strap is a recovery strap for corrupted FW image. This strap will force TXE3.0 to execute a "Download and Execute" (DNK) flow, where it would download a new firmware image from a recovery host, over USB, and overwrite the image in the storage media. TXE can do it for BIOS part of FW, but if TXE FW itself is corrupted we need this strap.
GPIO_66	SIO_UART2_RTS_N	LPC boot BIOS strap	20K PD	1=boot from LPC; 0=do not boot from LPC (default) Note: The board should strap this low and do not use otherwise
GPIO_79	SIO_SPI_0_CLK	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_80	SIO_SPI_0_FS0	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_81	SIO_SPI_0_FS1	RSVD	20K PU	Ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_83	SIO_SPI_0_TXD	LPC 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_84	SIO_SPI_2_CLK	Allow SPI as a boot source	20K PU	1=disable 0=enable (default)
GPIO_85	SIO_SPI_2_FS0	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_86	SIO_SPI_2_FS1	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_175	AVS_M_DATA_2	eSPI vs. LPC	20K PD	1=eSPI mode; 0=LPC mode (default) Note: The default for A0 will be eSPI due to a bug on LPC.
GPIO_177	SMB_CLK	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_191	CNV_BRI_DT	eSPI Flash Sharing Mode	20K PD	eSPI Flash Sharing Mode: 1=slave attached flash sharing (SAFS); 0=master attached flash sharing (MAFS; default) Note: If eSPI mode is disabled (eSPI/LPC hard strap(GPIO_175) is set to select LPC) then the eSPI slave attached flash sharing strap must also be set to 0.
GPIO_192	CNV_BRI_RSP	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_193	CNV_RGI_DT	RSVD	20K PU	Ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_194	CNV_RGI_RSP	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_195	CNV_RF_RESET_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_196	XTAL_CLKREQ	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GLK(6/9)GPIO strap	
				Size/Document Number	
				Custom	
				Date	
				Sheet	
				Rev 1.0	
				LA-G094PR10	
				Thursday, November 08, 2018	
				11 of 39	



Eleto-XTechnical

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2016/12/31	Title	GML(7/9)GPIO,JTAG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Custom	LA-G094PR10
				Date	Thursday, November 08, 2018
				Sheet	12 of 39

Eleto-X



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/09/27		Deciphered Date		2016/12/31		Title	
										GLK(9/9)GND	
										LA-G094PR10	
										Rev 1.0	
										Date: Thursday, November 08, 2018	
										Sheet 14 of 39	

Main Func = DDR

```
[7] DDR_M0_D[0..63]
[7] DDR_M0_MA[0..13]
[7] DDR_M0_DQS#[0..7]
[7] DDR_M0_DQS[0..7]
```

Layout Note:
Place near JDIMM1.257,259

Layout Note:
Place near JDIMM1.258

Layout Note:
Place near JDIMM1.255


Layout Note:
Place near JDIMM1

Eletro-XTechnical

All VREF traces should have 10 mil trace width




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	DDR4 DIMMA RVS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THIS COMPANY.				Doc. Number	LA-G094P10	Rev 1.0
NO PART OF THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Thursday, November 03, 2016	Sheet 15 of 39

Main Func = CAM





<p>Security Classification</p> <p>Issued Date</p> <p>2016/12/01</p> <p>Deciphered Date</p> <p>2017/12/01</p>				<p>Title</p> <p>Document Number</p> <p>LA-C094PR10</p> <p>Date: Thursday, November 08, 2018</p> <p>Sheet 16 of 39</p>			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE PERMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>Compal Secret Data</p> <p>LCD/Cam/MIC/T.Panel</p> <p>Rev 1.0</p>			

<CPU>




Main Func = CRT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2018/07/10	Title	HDMI Conn/Level shift
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, November 08, 2018
				Sheet	17 of 39
				Rev	1.0


CNVi Rx




```

[9]  PCIE_CRX_DTX_
[0]  PCIE_CRX_DTX_


```




Key M




RADIO DIS# R RW3 1 @ 2 0.0402 5% WLAN_RADIO_DIS# [12



SY6288C20AAC_SOT2




40	6.3V
2	
43	2.5V
2	
44	2.5V
2	





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/09/27	Deciphered Date	2018/07/10	Title	WLAN-BT/SSD Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc/Item Number	Rev	
				LA-G094PR10	1.0	
				Date:	Thursday, November 08, 2018	Sheet 18 of 39

Main Func = LAN



Layout:
For RTL8111H-CG
Place CL5,CL6,CL30,CL31 close to each VDD10 pin 8, 30, 3, 22
For RTL8106E
Place CL5,CL6 close to each VDD10 pin 8, 30




Layout:
For RTL8111H-CG
Place CL29 and CL7 and CL8 close to each VDD33 pin 11, 32, 23
For RTL8106E
Place CL7 and CL8 close to each VDD33 pin 23, 32





+LAN_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.




LAN Chip (10/100/1000M)



LAN Transformer (10/100/1000M)











Eleto-X

Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power

Speaker




[6] HDA_SYNC_R
[6] HDA_BT_CLK_R
[6] HDA_SDOUT_R
[6] HDA_SDOIN



Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power




Main Func = Audio Jack




Main Func = Audio Jack



Layout Note:
Close to UA1



Universal Jack
(Global Headset Jack + mic phone in + line in support)



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2017/09/27	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
LA-G094PR10		
Rev 1.0		







Table 167. MIP1-60 Connector Pinout


Pin	MIP1-60 Signal Name	Target Signal Name	I/O	Pin	MIP1-60 Signal Name	Target Signal Name	I/O
1	VREF_DEBUG	V1P8	NA	2	TMS/TMSC	JTAG_TMS	O
3	TCK	JTAG_TCK	O	4	TD0/EXTA	JTAG_TDO	I
5	TDI/EXTB	JTAG_TDI	O	6	nRESET	PMU_RSTBTN_N, Refer to Figure 171	O
7	RTCK/EXTC	PMU_PLTRST_N	I	8	TRST_PD	10kOhm Pull-Down to GND	NA
9	nTRST/EXTD	JTAG_TRST_N	O	10	EXTB/TRIGIN	JTAG_PREQ_N	O
11	EXTF/TRIGOUT	JTAG_PRDY_N	I	12	VREF_TRACE	V1P8	NA
13	TRC_CLK0	GPIO_9	I	14	TRC_CLK1	GPIO_18 ¹	I
15	Target Presence Detect	Strapping resistor of SIO_SPI_2_TXD/ GPIO_123 Refer to Figure 220	NA	16	GND	GND	NA
17	TRC_DATA0[0]	GND	NA	18	TRC_DATA1[0]/ TRC_DATA0[20]	GPIO_19 ¹	I
19	TRC_DATA0[1]	GPIO_1	I/O	20	TRC_DATA1[1]/ TRC_DATA0[21]	GPIO_20 ¹	I
21	TRC_DATA0[2]	GPIO_2	I/O	22	TRC_DATA1[2]/ TRC_DATA0[22]	GPIO_21 ¹	I
23	TRC_DATA0[3]	GPIO_3	I/O	24	TRC_DATA1[3]/ TRC_DATA0[23]	GPIO_22 ¹	I
25	TRC_DATA0[4]	GPIO_4	I/O	26	TRC_DATA1[4]/ TRC_DATA0[24]	GPIO_23 ¹	I
27	TRC_DATA0[5]	GPIO_5	I/O	28	TRC_DATA1[5]/ TRC_DATA0[25]	GPIO_24 ¹	I
29	TRC_DATA0[6]	GPIO_6	I/O	30	TRC_DATA1[6]/ TRC_DATA0[26]	GPIO_25 ¹	I
31	TRC_DATA0[7]	GPIO_7	I/O	32	TRC_DATA1[7]/ TRC_DATA0[27]	GPIO_26 ¹	I
33	TRC_DATA0[8]	GPIO_8	I/O	34	TRC_DATA1[8]/ TRC_DATA0[28]	Connect to Pin 6 (RESET_BTN_N)	O
35	TRC_DATA0[9]	GPIO_10	I/O	36	TRC_DATA1[9]/ TRC_DATA0[29]	Strapping resistor of GP_SSP_0_FS1/ GPIO_106 (BOOT_HALT_N Strap) Refer to Figure 220	O
37	TRC_DATA3[0]/ TRC_DATA0[10]	GPIO_11	I/O	38	TRC_DATA2[0]/ TRC_DATA1[10]/ TRC_DATA0[30]	Connect to Pin 7 (PMU_PLTRST_N)	I
39	TRC_DATA3[1]/ TRC_DATA0[11]	GPIO_12	I/O	40	TRC_DATA2[1]/ TRC_DATA1[11]/ TRC_DATA0[31]	POWER_BTN_N	O
41	TRC_DATA3[2]/ TRC_DATA0[12]	GPIO_13	I/O	42	TRC_DATA2[2]/ TRC_DATA1[12]/ TRC_DATA0[32]	RSMRST_N	I
43	TRC_DATA3[3]/ TRC_DATA0[13]	GPIO_14	I/O	44	TRC_DATA2[3]/ TRC_DATA1[13]/ TRC_DATA0[33]	GPIO_28 ¹	I
45	TRC_DATA3[4]/ TRC_DATA0[14]	GPIO_15	I/O	46	TRC_DATA2[4]/ TRC_DATA1[14]/ TRC_DATA0[34]	GPIO_29 ¹	I
47	TRC_DATA3[5]/ TRC_DATA0[15]	GPIO_16	I/O	48	TRC_DATA2[5]/ TRC_DATA1[15]/ TRC_DATA0[35]	I2C_SCL	I/O
49	TRC_DATA3[6]/ TRC_DATA0[16]	GPIO_17	I/O	50	TRC_DATA2[6]/ TRC_DATA1[16]/ TRC_DATA0[36]	I2C_SDA	I/O
51	TRC_DATA3[7]/ TRC_DATA0[17]	No Connect	NA	52	TRC_DATA2[7]/ TRC_DATA1[17]/ TRC_DATA0[37]	GPIO_30 ¹	I
53	TRC_DATA3[8]/ TRC_DATA0[18]	No Connect	NA	54	TRC_DATA2[8]/ TRC_DATA1[18]/ TRC_DATA0[38]	UART1_TXD/GPIO_43	I
55	TRC_DATA3[9]/ TRC_DATA0[19]	No Connect	NA	56	TRC_DATA2[9]/ TRC_DATA1[19]/ TRC_DATA0[39]	UART1_RXD/GPIO_42	O
57	GND	GND	NA	58	GND	GND	NA
59	TRC_CLK3	GPIO_9	I	60	TRC_CLK2	GPIO_27 ¹	I



Eleetro-XTechnical



RB1 Close to R301
RB2 Close to R3
RB3 Close to R3
RB4 Close to PJP3
RB5 Close to PJP3
RB6 Close to PJP3



RB12 Close to PJPH02
RB7 Close to PJPZ1
RB8 Close to RS32
RB9 Close to RS32
RB10 Close to PJPM01

Security Classification	Compal Secret Data		
Issued Date	2017/09/27	Deciphered Date	2018/07/10
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

Thermal/Screw hole


LA-G094PR10

Date: Thursday, November 08, 2018 Sheet 23 of 30




Eletro-XTechnical

Main Func = HDD

Eletro-XTechnical




+5V_HDD Source
60 mils




Main Func = ODD

SOC TX
SOC RX




ODD Power Control



60 mils
need short 11/30



Eletro-XTechnical

SATA ODD Connector (FFC Type)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2018/07/10	Title	HDD/ODD Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-G094PR10
				Date	Thursday, November 08, 2018
				Sheet	24 of 39
				Rev	1.0



Main Func = USB3.0 Port1



Maximum Output Current 2A






Main Func = USB3.0 Port2



USB3.0 Port2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Declassified Date	2016/07/10		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, SECRET AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF R.O.D. OR PARTIAL DISCLOSURE IS AUTHORIZED BY THE COMPETENT DEPARTMENT OF R.O.D. FOR THE INFORMATION OF THE COMPETENT DEPARTMENT OF R.O.D. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0 Conn Custom LA-G094PR10 Date: November, November 2018 Sheet 25 of 39	




Main Func = Battery LED


Low active from KBC GPIO

BJT
R1: 47K
R2: 10K

1.8V change to +3VS @04/11




Main Func = FFS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2018/07/10	Title	PWRBTN_LED Conn/LED/FFS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-G094PR10
				Date	Thursday, November 08, 2018
				Sheet	26 of 39
				Rev	1.0


Main Func = KB



Keyboard Backlight (Reserved)




Main Func = FP




Eletro-XTechnical

Main Func = USB2.0 + Card Reader on IO/B





Main Func = TPAD




Security Classification	Compall Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/07	Deciphered Date	2018/07/10	Doc No. 00000000
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT & SECRET AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev. 27.0
KB/KBBL/TP/FP/IO Conn				1.0
LA-G094PR10				
Date: Thursday, November 08, 2013				

Eletro-XTechnical


Eletro-XTechnical




eMMC R1







eMMC R3






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/27	Deciphered Date	2018/07/10	Title: DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom LA-G094PR10	Rev 1.0
Date: Thursday, November 08, 2018				Sheet 29	of 39



Eleto-XTechnical


Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2015/03/23		Deciphered Date	
				2014/12/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR DCIN/BATT CONN/OTP	
				Doc/Item Number	
				Rev	
				X00	
				Date: Thursday, November 08, 2018	
				Sheet 30 of 10	



LA-F611PR01_0531B.DSN
I_SYS change to TSENSE_PSYS(P.72 PUZ01.24)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Time	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				Date	Thursday, November 08, 2016
				Sheet	31 of 10


PWR_CHARGER






The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high


OCP setting	ILMT(pin3)
6A	Pull low
9A	Floating
12A	Pull high

+1.05VSP
TDC 5.2A
Peak Current 6.5A
OCP Current 9 A Fix by IC
TYP MAX
Choke DCR 11.0mohm, 12.0mohm









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/07	Deciphered Date	2017/01/31	Docu	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, TRADE SECRET AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				PWR_VNN	X00
				Thursday, November 08, 2018	Sheet 37 of 10

Rev.

Date: Thursday, November 08, 2018 Sheet 38 of 39

tfersion ChangeList (P.I. R. List)

Eletro-XTechnical

Design Change								
Item	Date	Page	Part reference	Change description	Reason	Schematic	BOM	Layout
Based on DVT2 0824B								
1	2018/10/8	22	RE15	Board ID change to 20K			v	
2	2018/10/24	22	DE1	change to "@ESD@"	ESD reserved		v	
3	2018/10/24	16	R16	change location R16 to F5	for hinge up protection		v	
4	2018/11/6	16	R6	0 ohm change to short pad	it's for NPI debug			v
5	2018/11/6	27	R7	0 ohm change to short pad	it's for NPI debug			v
6	2018/11/6	16	R8	0 ohm change to short pad	it's for NPI debug			v
7	2018/11/6	38	R77	0 ohm change to short pad	it's for NPI debug			v
8	2018/11/6	16	R301	0 ohm change to short pad	it's for power consumption			v
9	2018/11/6	6	RC34	0 ohm change to short pad	it's for power consumption			v
10	2018/11/6	6	RC35	0 ohm change to short pad	it's for NPI debug			v
11	2018/11/6	7	RC42	0 ohm change to short pad	it's for NPI debug			v
12	2018/11/6	13	RC126	0 ohm change to short pad	it's for power consumption			v
13	2018/11/6	13	RC127	0 ohm change to short pad	it's for power consumption			v
14	2018/11/6	13	RC128	0 ohm change to short pad	it's for power consumption			v
15	2018/11/6	13	RC129	0 ohm change to short pad	it's for power consumption			v
16	2018/11/6	13	RC130	0 ohm change to short pad	it's for power consumption			v
17	2018/11/6	13	RC131	0 ohm change to short pad	it's for power consumption			v
18	2018/11/6	13	RC132	0 ohm change to short pad	it's for power consumption			v
19	2018/11/6	13	RC133	0 ohm change to short pad	it's for power consumption			v
20	2018/11/6	13	RC134	0 ohm change to short pad	it's for power consumption			v
21	2018/11/6	13	RC135	0 ohm change to short pad	it's for power consumption			v
22	2018/11/6	13	RC136	0 ohm change to short pad	it's for power consumption			v
23	2018/11/6	12	RC1143	0 ohm change to short pad	it's for NPI debug			v
24	2018/11/6	6	RC1149	0 ohm change to short pad	it's for NPI debug			v
25	2018/11/6	15	RD4	0 ohm change to short pad	it's for NPI debug			v
26	2018/11/6	15	RD5	0 ohm change to short pad	it's for NPI debug			v
27	2018/11/6	15	RD6	0 ohm change to short pad	it's for NPI debug			v
28	2018/11/6	20	RA1	0 ohm change to short pad	it's for power consumption			v
29	2018/11/6	20	RA33	0 ohm change to short pad	it's for power consumption			v
30	2018/11/6	20	RA34	0 ohm change to short pad	it's for power consumption			v
31	2018/11/6	20	RA35	0 ohm change to short pad	it's for power consumption			v
32	2018/11/6	20	RA36	0 ohm change to short pad	it's for power consumption			v
33	2018/11/6	20	RA62	0 ohm change to short pad	it's for power consumption			v
34	2018/11/6	20	RA65	0 ohm change to short pad	it's for NPI debug			v
35	2018/11/6	22	RE5	0 ohm change to short pad	it's for NPI debug			v
36	2018/11/6	22	RE19	0 ohm change to short pad	it's for NPI debug			v
37	2018/11/6	22	RE20	0 ohm change to short pad	it's for NPI debug			v
38	2018/11/6	22	RE42	0 ohm change to short pad	it's for NPI debug			v
39	2018/11/6	18	RW25	0 ohm change to short pad	it's for NPI debug			v
40	2018/11/6	19	RL5	0 ohm change to short pad	it's for NPI debug			v
41	2018/11/6	19	RL13	0 ohm change to short pad	it's for NPI debug			v
42	2018/11/6		R17,R18,L4,RU18,RU21,LU7,LU12,RU19,RU24,LU11,LU8,LI1,LI2,LI3,LI4	Co-lay function add solder mask	DFX requirement			v
43	2018/11/8	24	RS61	change to "@"	not support devslp function		v	

Eletro-XTechnical

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/22	Deciphered Date	2017/01/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-G094PR10
				Rev 1.0
				Date: Thursday, November 08, 2018
				Sheet 39 of 39